ACM
ASPLOS XVI
Home
Important Dates
Committees
Paper Submission
Calls
Program pdf
Registration
Hotel Reservation
Local Information
Travel Grants
Visa and Invitations
Sixteenth International Conference on
Architectural Support for Programming Languages and Operating Systems (ASPLOS 2011)

Newport Beach, California,  March 5 ~ 11,  2011


Tentative Program


   Innovations in Memory Ordering Models for Parallel Machines
   Efficient Processor Support for DRFx, a Memory Model with Exceptions
Abhayendra Singh1,  Daniel Marino2,  Satish Narayanasamy1,  Todd Millstein2,  Madanlal Musuvathi3
1University of Michigan, Ann Arbor, 2University of California, Los Angeles, 3Microsoft Research
   RCDC: A Relaxed-Consistency Deterministic Computer
Joseph Devietti,  Jacob Nelson,  Tom Bergan,  Luis Ceze,  Dan Grossman
University of Washington
   Specifying and Checking Semantic Atomicity for Multithreaded Programs
Jacob Burnim,  George Necula,  Koushik Sen
University of California, Berkeley
   Novel Computing Platforms
   A Case for Neuromorphic ISAs
Atif Hashmi,  Andrew Nere,  James Thomas,  Mikko Lipasti
University of Wisconsin - Madison
   Mementos: System Support for Long-Running Computation on RFID-Scale Devices
Benjamin Ransford1,  Jacob Sorber2,  Kevin Fu1
1University of Massachusetts Amherst, 2Dartmouth College
   Pocket Cloudlets
Emmanouil Koukoumidis1,  Dimitrios Lymberopoulos2,  Karin Strauss2,  Jie Liu2,  Doug Burger2
1Princeton University, 2Microsoft Research
   Programming for Persistent Memory
   Mnemosyne: Lightweight Persistent Memory
Haris Volos,  Andres Jaan Tack,  Michael Swift
University of Wisconsin-Madison
   NV-Heaps: Making Persistent Objects Fast and Safe with Next-Generation, Non-Volatile Memories
Joel Coburn,  Adrian M. Caulfield,  Ameen Akel,  Laura M. Grupp,  Rajesh K. Gupta,  Ranjit Jhala,  Steven Swanson
University of California, San Diego
   Learning from the Past: Drawing Conclusions from Extensive Measurement Studies
   Faults in Linux: Ten Years Later
Nicolas Palix1,  Suman Saha2,  Gaël Thomas2,  Christophe Calvès2,  Julia Lawall3,  Gilles Muller4
1DIKU, 2LIP6-Regal, 3DIKU/INRIA/LIP6-Regal, 4INRIA/LIP6-Regal
   Looking Back on the Language and Hardware Revolution: Measured Power, Performance, and Scaling
Hadi Esmaeilzadeh1,  Stephen Blackburn2,  Ting Cao2,  Xi Yang2,  Kathryn McKinley1
1The University of Texas at Austin, 2Australian National University
   Rethinking and Protecting Operating Systems
   Ensuring Operating System Kernel Integrity with OSck
Owen Hofmann,  Alan Dunn,  Sangman Kim,  Indrajit Roy,  Emmett Witchel
The University of Texas at Austin
   Rethinking the Library OS from the Top Down
Donald Porter1,  Silas Boyd-Wickizer2,  Jon Howell3,  Reuben Olinsky3,  Galen Hunt3
1Stony Brook University, 2Massachusetts Institute of Technology, 3Microsoft Research
   Recognizing Software and Concurrency Bugs
   2ndStrike: Towards Manifesting Hidden Concurrency Typestate Bugs
Qi Gao1,  Wenbin Zhang2,  Zhezhe Chen2,  Mai Zheng2,  Feng Qin2
1Facebook, Inc., 2The Ohio State University
   ConSeq: Detecting Concurrency Bugs through Sequential Errors
Wei Zhang,  Junghee Lim,  Ramya Olichandran,  Joel Scherpelz,  Guoliang Jin,  Shan Lu,  Thomas Reps
University of Wisconsin, Madison
   S2E: A Platform for In Vivo Multi-Path Analysis of Software Systems
Vitaly Chipounov,  Volodymyr Kuznetsov,  George Candea
EPFL
   Enhancing Device Driver Reliability
   A declarative language approach to device configuration
Adrian Schüpbach,  Andrew Baumann,  Timothy Roscoe,  Simon Peter
ETH Zurich
   Improved Device Driver Reliability Through Hardware Verification Reuse
Leonid Ryzhyk1,  John Keys2,  Balachandra Mirla1,  Arun Raghunath2,  Mona Vij2,  Gernot Heiser1
1NICTA & UNSW, 2Intel
   Better Logging Support for Software Debugging
   DoublePlay: Parallelizing sequential logging and replay
Kaushik Veeraraghavan,  Dongyoon Lee,  Benjamin Wester,  Jessica Ouyang,  Peter Chen,  Jason Flinn,  Satish Narayanasamy
University of Michigan
   Improving Software Diagnosability via Log Enhancement
Ding Yuan1,  Jing Zheng2,  Soyeon Park2,  Yuanyuan Zhou2,  Stefan Savage2
1University of Illinois, Urbana-Champaign and University of California, San Diego, 2University of California, San Diego
   Exploiting Parallelism on GPUs
   On-the-Fly Elimination of Dynamic Irregularities for GPU Computing
Eddy Zhang,  Yunlian Jiang,  Ziyu Guo,  Kai Tian,  Xipeng Shen
The College of William and Mary
   Sponge: Portable Stream Programming on Graphics Engines
Amir Hormati,  Mehrzad Samadi,  Mark Woh,  Trevor Mudge,  Scott Mahlke
University of Michigan
   New Compiler Optimizations
   Exploring circuit timing-aware languages and compilation
Giang Hoang,  Robert Bruce Findler,  Russ Joseph
Northwestern University
   Orchestration by Approximation: Mapping Stream Programs Onto Multi-Core Architectures
Sardar M. Farhad1,  Yousun Ko2,  Bernd Burgstaller2,  Bernhard Scholz1
1The University of Sydney, 2Yonsei University
   Synthesizing Concurrent Schedulers for Irregular Algorithms
Donald Nguyen and Keshav Pingali
The University of Texas at Austin
   Saving Power and Energy
   Blink: Managing Server Clusters on Intermittent Power
Navin Sharma,  Sean Barker,  David Irwin,  Prashant Shenoy
University of Massachusetts at Amherst
   Dynamic Knobs for Power-Aware Computing
Henry Hoffman,  Stelios Sidiroglou,  Michael Carbin,  Sasa Misailovic,  Anant Agarwal,  Martin Rinard
MIT
   Flikker: Saving DRAM Refresh-power through Critical Data Partitioning
Song Liu1,  Karthik Pattabiraman2,  Thomas Moscibroda3,  Benjamin Zorn3
1Northwestern University, 2University of British Columbia, 3Microsoft Research
   MemScale: Active Low-Power Modes for Main Memory
Qingyuan Deng1,  David Meisner2,  Luiz Ramos1,  Thomas Wenisch2,  Ricardo Bianchini1
1Rutgers University, 2University of Michigan
   Novel Performance Improvements
   Improving the Performance of Trace-based Systems by False Loop Filtering
Hiroshige Hayashizaki,  Peng Wu,  Hiroshi Inoue,  Mauricio Serrano,  Toshio Nakatani
IBM
   Inter-core Prefetching for Multicore Processors Using Migrating Helper Threads
Md Kamruzzaman,  Steven Swanson,  Dean Tullsen
UCSD
   Understanding and Improving Transactional Memory
   Hardware Acceleration of Transactional Memory on Commodity Systems
Jared Casper,  Tayo Oguntebi,  Sungpack Hong,  Nathan Bronson,  Christos Kozyrakis,  Kunle Olukotun
Stanford University
   Hybrid NOrec: A Case Study in the Effectiveness of Best Effort Hardware Transactional Memory
Luke Dalessandro1,  Fraincois Carouge2,  Sean White2,  Yossi Lev3,  Mark Moir3,  Michael Scott1,  Michael Spear2
1University of Rochester, 2Lehigh University, 3Sun Labs at Oracle

Please contact Min Feng for any questions/issues with this website.